summaryrefslogtreecommitdiff
path: root/plat/intel/soc/stratix10/platform.mk
AgeCommit message (Expand)Author
23 hoursrefactor(zlib): move zlib to a libYann Gautier
7 daysfeat(intel): add configurable UART selection for Intel platformsJit Loon Lim
2026-08-20refactor(build): remove redundant `eval` callsChris Kay
2025-08-06feat(intel): move common functions to common lib filesJit Loon Lim
2025-03-08feat(intel): provide atf build version via smc callGirisha Dengi
2024-10-24feat(intel): add build option for boot sourceSieu Mun Tang
2024-10-22fix(intel): flush L1/L2/L3/Sys cache before HPS cold resetSieu Mun Tang
2024-01-19Merge "feat(intel): enable SDMMC frontdoor load for ATF->Linux" into integrationSandrine Bailleux
2023-12-22feat(intel): support wipe DDR after calibrationJit Loon Lim
2023-12-18feat(intel): enable SDMMC frontdoor load for ATF->LinuxJit Loon Lim
2023-03-15refactor(build): distinguish BL2 as TF-A entry point and BL2 running at EL3Arvind Ram Prakash
2022-11-21fix(intel): fix UART baud rate and clockSieu Mun Tang
2022-05-18build(stratix10): platform changes for verifying gpt header crcRohit Ner
2022-05-11feat(intel): support version 2 SiP SVC SMC function ID for non-mailbox commandsSieu Mun Tang
2022-05-06Merge "feat(intel): add SMPLSEL and DRVSEL setup for Stratix 10 MMC" into int...Madhukar Pappireddy
2022-05-06feat(intel): implement timer init divider via cpu frequency. (#1)BenjaminLimJL
2022-05-05feat(intel): add SMPLSEL and DRVSEL setup for Stratix 10 MMCSieu Mun Tang
2022-04-28feat(intel): enable firewall for OCRAM in BL31Abdul Halim, Muhammad Hadi Asyrafi
2022-04-28feat(intel): create source file for firewall configurationAbdul Halim, Muhammad Hadi Asyrafi
2022-03-09fix(intel): fix ECC Double Bit Error handlingSieu Mun Tang
2022-03-09build(intel): define a macro for SIMICS buildAbdul Halim, Muhammad Hadi Asyrafi
2022-03-09build(intel): initial commit for crypto driverSieu Mun Tang
2020-10-27intel: mailbox: Ensure time out duration is predictiveChee Hong Ang
2020-08-19intel: platform: Include GICv2 makefileAbdul Halim, Muhammad Hadi Asyrafi
2020-02-25intel: Enable EMAC PHY in Intel FPGA platformTien Hock, Loh
2020-01-16intel: Add bridge control for FPGA reconfigHadi Asyrafi
2020-01-16intel: System Manager refactoringHadi Asyrafi
2020-01-16intel: Refactor reset manager driverHadi Asyrafi
2019-11-28intel: Refactor common platform code [5/5]Hadi Asyrafi
2019-11-28intel: Refactor common platform code [4/5]Hadi Asyrafi
2019-11-28intel: Refactor common platform code [3/5]Hadi Asyrafi
2019-11-28intel: Refactor common platform code [2/5]Hadi Asyrafi
2019-11-28intel: Refactor common platform code [1/5]Hadi Asyrafi
2019-08-07intel: Platform common code refactorHadi Asyrafi
2019-08-01intel: Platform common code refactorHadi Asyrafi
2019-06-28Merge changes from topic "av/console-port" into integrationPaul Beesley
2019-06-28Remove MULTI_CONSOLE_API flag and references to itAmbroise Vincent
2019-06-26intel: Pull out common drivers into platform commonHadi Asyrafi
2019-03-21intel: Enable watchdog timer on Intel S10 platformMuhammad Hadi Asyrafi Abdul Halim
2019-03-13intel: QSPI boot enablementMuhammad Hadi Asyrafi Abdul Halim
2019-02-26plat: intel: Add BL31 support to Intel Stratix10 SoCFPGA platformTien Hock, Loh
2019-02-04plat: intel: Add BL2 support for Stratix 10 SoCLoh Tien Hock
generated by cgit v1.2.3 (git 2.39.1) at 2026-09-08 10:46:06 +0000