summaryrefslogtreecommitdiff
path: root/fdts/stm32mp21-bl2.dtsi
blob: ccc79cb13c2de7c5b6d35afe957ef114ea050797 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
// SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
/*
 * Copyright (C) 2026, STMicroelectronics - All Rights Reserved
 */

#include <platform_def.h>

/ {
	soc@0 {
#if !STM32MP_SPI_NAND && !STM32MP_SPI_NOR
		bus@42080000 {
			/delete-node/ spi@40430000;
		};
#endif
#if !STM32MP_RAW_NAND
		/delete-node/ memory-controller@48200000;
#endif
#if !STM32MP_EMMC && !STM32MP_SDMMC
		bus@42080000 {
			/delete-node/ mmc@48220000;
			/delete-node/ mmc@48230000;
		};
#endif
	};

	/*
	 * UUID's here are UUID RFC 4122 compliant meaning fieds are stored in
	 * network order (big endian)
	 */

	st-io_policies {
		fip-handles {
			compatible = "st,io-fip-handle";
#if STM32MP_DDR_FIP_IO_STORAGE
			ddr_fw_uuid = "b11249be-92dd-4b10-867c-2c6a4b47a7fb";
#endif
			fw_cfg_uuid = "5807e16a-8459-47be-8ed5-648e8dddab0e";
			bl31_uuid = "47d4086d-4cfe-9846-9b95-2950cbbd5a00";
			bl32_uuid = "05d0e189-53dc-1347-8d2b-500a4b7a3e38";
			bl32_extra1_uuid = "0b70c29b-2a5a-7840-9f65-0a5682738288";
			bl32_extra2_uuid = "8ea87bb1-cfa2-3f4d-85fd-e7bba50220d9";
			bl33_uuid = "d6d0eea7-fcea-d54b-9782-9934f234b6e4";
			hw_cfg_uuid = "08b8f1d9-c9cf-9349-a962-6fbc6b7265cc";
			soc_fw_cfg_uuid = "9979814b-0376-fb46-8c8e-8d267f7859e0";
			tos_fw_cfg_uuid = "26257c1a-dbc6-7f47-8d96-c4c4b0248021";
			nt_fw_cfg_uuid = "28da9815-93e8-7e44-ac66-1aaf801550f9";
#if TRUSTED_BOARD_BOOT
			stm32mp_cfg_cert_uuid = "501d8dd2-8bce-49a5-84eb-559a9f2eaeaf";
			t_key_cert_uuid = "827ee890-f860-e411-a1b4-777a21b4f94c";
			soc_fw_key_uuid = "8ab8becc-f960-e411-9ad0-eb4822d8dcf8";
			tos_fw_key_cert_uuid = "9477d603-fb60-e411-85dd-b7105b8cee04";
			nt_fw_key_cert_uuid = "8ad5832a-fb60-e411-8aaf-df30bbc49859";
			soc_fw_content_cert_uuid = "e2b20c20-5e63-e411-9ce8-abccf92bb666";
			tos_fw_content_cert_uuid = "a49f4411-5e63-e411-8728-3f05722af33d";
			nt_fw_content_cert_uuid = "8ec4c1f3-5d63-e411-a7a9-87ee40b23fa7";
#endif
		};
	};

#if TRUSTED_BOARD_BOOT
	tb_fw-config {
		compatible = "arm,tb_fw";

		/* Disable authentication for development */
		disable_auth = <0x0>;

		mbedtls_heap_addr = <0x0 STM32MP_MBEDTLS_HEAP_BASE>;
		mbedtls_heap_size = <STM32MP_MBEDTLS_HEAP_SIZE>;
	};

#include "stm32mp2-cot-descriptors.dtsi"
#endif

};