blob: 173cdc28855f2212f7650a2b30b3115e7b30c345 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
|
#
# Copyright (c) 2024-2026, Arm Limited and Contributors. All rights reserved.
# Copyright (c) 2024, The Linux Foundation. All rights reserved.
#
# SPDX-License-Identifier: BSD-3-Clause
#
# Makefile for QCS615 QTI platform.
QTI_PLAT_PATH := plat/qti
CHIPSET := ${PLAT}
# Turn On Separate code & data.
SEPARATE_CODE_AND_RODATA := 1
USE_COHERENT_MEM := 0
WARMBOOT_ENABLE_DCACHE_EARLY := 1
HW_ASSISTED_COHERENCY := 1
# Enable errata configs for cortex_a76 and cortex_a55
# QCS615 CPU core revisions are r1p0
ERRATA_A55_1221012 := 1
ERRATA_A55_1530923 := 1
ERRATA_A76_1073348 := 1
ERRATA_A76_1130799 := 1
ERRATA_A76_1220197 := 1
ERRATA_A76_1257314 := 1
ERRATA_A76_1262606 := 1
ERRATA_A76_1262888 := 1
ERRATA_A76_1275112 := 1
ERRATA_A76_1791580 := 1
ERRATA_A76_1165522 := 1
ERRATA_A76_1868343 := 1
ERRATA_A76_1946160 := 1
ERRATA_A76_2743102 := 1
WORKAROUND_CVE_2025_10263 := 1
# Enable PSCI v1.0 extended state ID format
PSCI_EXTENDED_STATE_ID := 1
ARM_RECOM_STATE_ID_ENC := 1
PSCI_OS_INIT_MODE := 1
COLD_BOOT_SINGLE_CPU := 1
PROGRAMMABLE_RESET_ADDRESS := 1
RESET_TO_BL31 := 0
# Enable the dynamic translation tables library
PLAT_XLAT_TABLES_DYNAMIC := 1
$(eval $(call add_define,PLAT_XLAT_TABLES_DYNAMIC))
QTI_SDI_BUILD := 0
$(call assert_boolean,QTI_SDI_BUILD)
$(eval $(call add_define,QTI_SDI_BUILD))
#disable CTX_INCLUDE_AARCH32_REGS to support QCS615 gold cores
override CTX_INCLUDE_AARCH32_REGS := 0
# Set dynamic CVE_2018_3639 explicitly as it defaults to 0.
# Others which are applicable: CVE_2017_5715 & CVE_2022_23960 default to 1
DYNAMIC_WORKAROUND_CVE_2018_3639 := 1
# Enable stack protector.
ENABLE_STACK_PROTECTOR := strong
QTI_EXTERNAL_INCLUDES := -I${QTI_PLAT_PATH}/hoya/${CHIPSET}/inc \
-I${QTI_PLAT_PATH}/common/inc \
-I${QTI_PLAT_PATH}/common/inc/$(ARCH) \
-I${QTI_PLAT_PATH}/hoya/qtiseclib/inc \
-I${QTI_PLAT_PATH}/hoya/qtiseclib/inc/${CHIPSET}
QTI_BL31_SOURCES := $(QTI_PLAT_PATH)/common/src/$(ARCH)/qti_kryo4_silver.S \
$(QTI_PLAT_PATH)/common/src/$(ARCH)/qti_kryo4_gold.S \
$(QTI_PLAT_PATH)/common/src/$(ARCH)/qti_uart_console.S \
$(QTI_PLAT_PATH)/common/src/pm_ps_hold.c \
$(QTI_PLAT_PATH)/common/src/qti_stack_protector.c \
$(QTI_PLAT_PATH)/common/src/qti_common.c \
$(QTI_PLAT_PATH)/common/src/qti_bl31_setup.c \
$(QTI_PLAT_PATH)/common/src/qti_gic_v3.c \
$(QTI_PLAT_PATH)/common/src/qti_interrupt_svc.c \
$(QTI_PLAT_PATH)/common/src/qti_syscall.c \
$(QTI_PLAT_PATH)/common/src/qti_topology.c \
$(QTI_PLAT_PATH)/common/src/qti_pm.c \
$(QTI_PLAT_PATH)/common/src/spmi_arb.c \
$(QTI_PLAT_PATH)/hoya/common/$(ARCH)/hoya_helpers.S \
$(QTI_PLAT_PATH)/hoya/common/hoya_bl31_setup.c \
$(QTI_PLAT_PATH)/hoya/common/hoya_gicv3.c \
$(QTI_PLAT_PATH)/hoya/common/qtiseclib_pm.c \
$(QTI_PLAT_PATH)/hoya/qtiseclib/src/qtiseclib_cb_interface.c \
drivers/qti/crypto/rng.c
PLAT_INCLUDES := -Iinclude/plat/common/ \
${QTI_EXTERNAL_INCLUDES}
include lib/xlat_tables_v2/xlat_tables.mk
include drivers/qti/chipinfo/chipinfo.mk
include drivers/qti/smem/smem.mk
PLAT_BL_COMMON_SOURCES += ${XLAT_TABLES_LIB_SRCS} \
plat/common/aarch64/crash_console_helpers.S \
common/desc_image_load.c \
lib/bl_aux_params/bl_aux_params.c \
include lib/coreboot/coreboot.mk
#PSCI Sources.
PSCI_SOURCES := plat/common/plat_psci_common.c \
# GIC-600 configuration
GICV3_SUPPORT_GIC600 := 1
# Include GICv3 driver files
include drivers/arm/gic/v3/gicv3.mk
#Timer sources
TIMER_SOURCES := drivers/delay_timer/generic_delay_timer.c \
drivers/delay_timer/delay_timer.c \
#GIC sources.
GIC_SOURCES := plat/common/plat_gicv3.c \
${GICV3_SOURCES} \
CPU_SOURCES := lib/cpus/aarch64/cortex_a76.S \
lib/cpus/aarch64/cortex_a55.S \
BL31_SOURCES += ${QTI_BL31_SOURCES} \
${PSCI_SOURCES} \
${GIC_SOURCES} \
${TIMER_SOURCES} \
${CPU_SOURCES} \
LIB_QTI_PATH := ${QTI_PLAT_PATH}/hoya/qtiseclib/lib/${CHIPSET}
# Override this on the command line to point to the qtiseclib library which
# will be available in coreboot.org
QTISECLIB_PATH ?=
# QTISECLIB drivers
BL31_SOURCES += drivers/qti/accesscontrol/access_control_qtiseclib.c \
drivers/qti/sec_core/sec_core_stub.c \
drivers/qti/qtimer/qtimer_stub.c \
drivers/qti/watchdog/watchdog_stub.c
ifeq ($(QTISECLIB_PATH),)
# if No lib then use stub implementation for qtiseclib interface
$(warning QTISECLIB_PATH is not provided while building, using stub implementation. \
Please refer docs/plat/qti.rst for more details \
THIS FIRMWARE WILL NOT BOOT!)
BL31_SOURCES += plat/qti/hoya/qtiseclib/src/qtiseclib_interface_stub.c
else
# use library provided by QTISECLIB_PATH
LDLIBS += $(QTISECLIB_PATH)
endif
|
