summaryrefslogtreecommitdiff
path: root/target
diff options
context:
space:
mode:
authorPierrick Bouvier <pierrick.bouvier@oss.qualcomm.com>2026-09-01 20:20:40 +0000
committerPhilippe Mathieu-Daudé <philmd@oss.qualcomm.com>2026-09-03 12:22:32 +0200
commit5a2efa3cfebfc73f88f94b287aefa4801828b5a5 (patch)
treebedfa879019d5bf47496de2a74b3967042593ee5 /target
parent108485a709cd51bb05bba3ef608e90864b26769c (diff)
downloadqemu-5a2efa3cfebfc73f88f94b287aefa4801828b5a5.tar.gz
qemu-5a2efa3cfebfc73f88f94b287aefa4801828b5a5.zip
hw/riscv: remove TYPE_TARGET_{RISCV32,RISCV64}_MACHINE
Signed-off-by: Pierrick Bouvier <pierrick.bouvier@oss.qualcomm.com> Reviewed-by: Philippe Mathieu-Daudé <philmd@oss.qualcomm.com> Message-ID: <20260901202043.26532-12-pierrick.bouvier@oss.qualcomm.com> Signed-off-by: Philippe Mathieu-Daudé <philmd@oss.qualcomm.com>
Diffstat (limited to 'target')
-rw-r--r--target/riscv/machine.c4
1 files changed, 0 insertions, 4 deletions
diff --git a/target/riscv/machine.c b/target/riscv/machine.c
index 31c49ca3e6..59676c9447 100644
--- a/target/riscv/machine.c
+++ b/target/riscv/machine.c
@@ -582,17 +582,13 @@ const VMStateDescription vmstate_riscv_cpu = {
};
const InterfaceInfo riscv32_machine_interfaces[] = {
- { TYPE_TARGET_RISCV32_MACHINE },
{ }
};
const InterfaceInfo riscv64_machine_interfaces[] = {
- { TYPE_TARGET_RISCV64_MACHINE },
{ }
};
const InterfaceInfo riscv32_64_machine_interfaces[] = {
- { TYPE_TARGET_RISCV32_MACHINE },
- { TYPE_TARGET_RISCV64_MACHINE },
{ }
};